

Formal Methods for Timing Verification Workshop



Rafik HENIA, Laurent RIOUX
Thales Research & Technology France





- Motivation
- Industrial use-case
- Challenge 1
- Challenge 2
- Submission process
- Rules





- Motivation
- Industrial use-case
- Challenge 1
- Challenge 2
- Submission process
- Rules

- Evaluate the applicability of the different formal timing verification methods to a concrete industrial application and identify their strengths and weaknesses
- Challenge the various formal timing verification methods with scientific stakes issued from a real industrial use case
- Promote discussion, closer interactions, cross fertilization of ideas and synergies across the breadth of the real-time research community and the industry






- Industrial use-case
- Challenge 1
- Challenge 2
- Submission process
- Rules

#### **USE-CASE: AERIAL VIDEO TRACKING SYSTEM** (+)



# Aerial video system to detect and track a moving object, e.g. a vehicle on a roadway

- **Mission critical system**
- Used in intelligence, surveillance, reconnaissance, tactical and security applications
- Characterized by strict and less strict constraints on timing




# **USE-CASE: AERIAL VIDEO TRACKING SYSTEM**



#### Aerial video tracking system – main tasks






- Detect patches of the image that may be moving differently from the background by combining image registration and motion estimation
- Track the corresponding object over longer time periods when such a patch persists for several frames
- Follow the tracked object even when it is temporarily hidden from view (e.g. the vehicle proceeds in and out of several tree obstructed areas) through motion prediction


# **USE-CASE: AERIAL VIDEO TRACKING SYSTEM** (+)



#### **Consists of two subsystems:**

- Video frame processing
- Tracking and camera control










- Industrial use-case
- Challenge 1
- Challenge 2
- Submission process
- Rules




#### Video frame processing – main tasks


- Process the video frames sent by the camera
- Embed tracking data into the video
- Convert the frames to the required format
- Run the video at 25 frames per second
- Display a high quality video imagery on the monitor
















































#### **Video frame processing – functional deployment**









# Video frame processing – architectural view








# Video frame processing – timing behavior and characteristics





- Due to the hardware clock drift, the exact period value is unknown, however it ranges between 40ms + 0,01% and 40ms - 0,01%
- Each frame is assigned a unique index

to display


**T3** 


(Filtering)

T4 (D/A converting)



# Video frame processing – timing behavior and characteristics











# Video frame processing – timing behavior and characteristics






- The task T2 is triggered by the arrival of a frame at its input
- The minimum end-to-end latency from the input to the output of the task T2 is 17ms
- The maximum end-to-end latency from the input to the output of the task T2 is 19ms




to display



# Video frame processing – timing behavior and characteristics






- A register is used for the communication between the tasks T2 and T3
- At the end of each execution, the task T2 overwrites the register content by writing a frame
- At each activation, the task T3 reads the current frame in the register
- For simplicity, we assume that there is no conflicts between the read and write accesses to the register



to display




#### Video frame processing – timing behavior and characteristics






- Due to the clock drift, the exact period value is unknown, however it ranges between 40/3ms + 0,05% and 40/3ms - 0,05%
- Note that since the task T3 is activated more frequently than the task T2, it will process the same register content more than once






# Video frame processing – timing behavior and characteristics











- At the end of each execution, the task T3 produces a frame destined to the D/A converting task
- Produced frames originating from the same register content have the same index










- There is a buffer at the input of task T4 to store selected frames sent by task T3
- The buffer size is n (n is an integer), i.e. the buffer can contain at most n frames at the same time
- If the buffer is full, the frame sent by the task T3 is discarded
- For each frame index value, only one single frame can be stored in the buffer. If the buffer has already stored a frame with a given index, any additional received frame with the same index is discarded
- The time required to discard a frame or to store it in the buffer can be ignored






BCET = WCET = 8ms

Period = 40/3ms +/- 0.05%

Period = 40ms +/- 0,01%

### Video frame processing – timing behavior and characteristics




- The task T4 is activated strictly periodically, i.e. the period value is constant
- Due to the hardware clock drift, the exact period value is unknown, however it ranges between 40ms + 0,01% and 40ms - 0,01%






# Video frame processing – timing behavior and characteristics






- If the buffer is not empty, the task T4 consumes a single frame from the buffer. In this case, the task execution takes 10ms
- At the end of its execution, if a frame has been processed, the task T4 produces a frame to be displayed on the monitor





# Video frame processing – timing behavior and characteristics





 The communication between all processors, the access to the register between GPP1 and GPU and the access to the buffer between GPU and GPP2 are considered to be timeless





# Video frame processing – challenge 1A





Period = 40/3ms +/- 0.05%

BCET = WCET = 8ms

Period = 40ms +/- 0.01%

CET = 1ms or 10ms

#### • Compute:

- 1. the minimum and maximum latencies for a given frame from the camera output to the display input, for a buffer size n = 1
- 2. Compute the minimum and maximum latencies for a given frame from the camera output to the display input, for a buffer size n = 3





to display

~ (Filtering)




# Video frame processing – challenge 1B





- Compute:
  - the minimum time distance between two frames produced by the camera that will not reach the display, for a buffer size n = 1
  - 2. the minimum time distance between two frames produced by the camera that will not reach the display, for a buffer size n = 3








- Motivation
- Industrial use-case
- Challenge 1
- Challenge 2
- Submission process
- Rules





#### Tracking & camera control – main tasks

- Perform motion prediction for the tracked object
- Calculate new camera angle based on the aircraft sensors data (position, direction and speed, etc..) and the tracked object motion prediction
- Execute zoom-in and zoom-out instructions





































Tracking & camera control – functional deployment GPP1 **From Processing** To Filtering **Pre-processing Target position** prediction **Tracking control** Camera control Control commands All functions are mapped to GPP1 together with the Processing function Aircraft sensors data

































#### Tracking & camera control – architectural view







# Tracking & camera control – challenge 2A





### Tracking & camera control – challenge 2B





The tasks T2 and T5 have access to a shared resource (prediction requires information from image)

To Filtering

- The resource is mutually exclusive and is protected by a priority ceiling protocol
- The access to the shared resource takes 2ms for both tasks
- Compute:
  - 1. the best-case and worst-case end-toend latencies from activation of T6 to termination of T7 for a jitter value i = 0ms
  - 2. the best-case and worst-case end-toend latencies from activation of T6 to termination of T7 for a jitter value i = 20ms
  - 3. The optimum priority assignment minimizing the worst-case latency for a jitter value j = 0ms and j = 20ms





- Industrial use-case
- Challenge 1
- Challenge 2
- Submission process
- Rules

# FMTV CHALLENGE – SUBMISSION PROCESS



- The final version of the challenge will be issued in July 2014
- A call for contributions will be published in September 2014
- A contribution consists of a technical paper presenting a solution to the challenge. Authors are also encouraged to implement their solution in a tool and to submit it with the paper
- Your submission entitles you to participate as a reviewer in the evaluation of contributions submitted by others
- Your contribution acceptance implies that one of the authors must attend and present the solution at the next FMTV event





- Industrial use-case
- Challenge 1
- Challenge 2
- Submission process
- Rules

# FMTV CHALLENGE - RULES (+)

- Each paper should solve at least one challenge
- Each paper should contain a section discussing the strengths and limitations of the used approach
- Each paper should mention how long it took the authors to understand the challenge and how much effort it took to solve it
- Authors having submitted contributions are welcome to be part of the jury that will evaluate the other submitted contributions



**Questions?**